3 BIT PRBS GENERATOR module prbs3bit(q,clk,rst); output [2:0]q; input clk,rst; reg [2:0]q; always @(posedge clk) begin if(rst) q<=3'b1; else q<={q[1:0],q[2]^q[1]}; end endmodule
No comments:
Post a Comment